Building a Practical Event-Scheduler for a Multi-Processor Architecture
نویسنده
چکیده
We describe a scheduler that processes a high number of typed events per second while enabling certain event types to be allocated more resources than others in a workconserving fashion. The scheduler is the core of a high volume messaging system, it uses a lock-free approach allowing it to scale with increasing number of processors. The scheduler threads coordinate using a lock-free concurrent priority queue. As far as we know, no formal analysis of this lock-free data structure has been given so far in the literature. We analyze the expected behavior of the scheduler and report on its actual performance on a multiprocessor machine.
منابع مشابه
A Framework for the Design of the Heterogeneous Hierarchical Routing Architecture of a Dynamically Reconfigurable Application Specific Media Processor
We have recently proposed a tool set that will aid the design of a dynamically reconfigurable processor through the use of a set of analysis and design tools. As part of the tool set, in this paper we propose a heterogeneous hierarchical routing architecture. Compared to hierarchical and symmetrical FPGA approaches building blocks are of variable size. This results in heterogeneity between grou...
متن کاملCache-Aware Virtual Machine Scheduling on Multi-Core Architecture
Facing practical limits to increasing processor frequencies, manufacturers have resorted to multi-core designs in their commercial products. In multi-core implementations, cores in a physical package share the last-level caches to improve inter-core communication. To efficiently exploit this facility, operating systems must employ cache-aware schedulers. Unfortunately, virtualization software, ...
متن کاملProcess Scheduling Challenges in the Era of Multi-core Processors
In this era of computing, each processor package has multiple execution cores. Each of these execution cores is perceived as a discrete logical processor by the software. Any operating system that is optimized for Symmetric Multi Processing (SMP) and that scales well with the increase in processor count can instantaneously benefit from these multiple execution cores. Design innovations in multi...
متن کاملAn Overview of the DeeDS Real-Time Database Architecture
The DeeDS architecture is a distributed real-time systems architecture developed for complex real-time systems by the DeeDS project. A major goal is to evaluate the e ectiveness of certain approaches to ensuring predictability and e ciency in a dynamic and complex environment. DeeDS features time-cognizant reactive mechanisms complemented by multi-purpose predictable event monitoring and dynami...
متن کاملApplying the Scheduler Test Case Technique to Verify Scheduler Implementations in Multi-Processor Time-Triggered Embedded Systems
We have recently introduced a technique called “scheduler test case” (STC) as a practical means for bridging the gap between scheduling algorithms and scheduler implementations in time-triggered embedded systems. The technique was originally applied to single-processor embedded designs employing “time-triggered co-operative” (TTC) architectures aimed at highly predictable real-time systems. It ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008