Innovating the SoC Design for Emerging Memory Technologies

نویسندگان

  • M. K. Qureshi
  • J. A. Rivers
چکیده

A new emerging memory technology, Phase-change RAM is gaining more and more attention as a complement or replacement of existing DRAM in the main memory subsystem. In order for PRAM to be applied to the main memory, its limitations of write endurance, long read/write latency, high write power consumption need to be overcome on the PRAM chip and the SoC utilizing the PRAM. In this paper, we explain recent works on innovating SoC designs to better utilize PRAM-based main memory.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Emerging Memory Technologies

Emerging non-volatile memory (NVM) technologies, such as PCRAM and STT-RAM, are getting mature in recent years. These emerging NVM technologies have demonstrated great potentials to be the candidates for future computer memory architecture design. It is important for SoC designers and computer architects to understand the benefits and limitations of such emerging memory technologies, to improve...

متن کامل

Embedded Memory Test Strategies and Repair

The demand of self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for self-testing.  In the proposed m...

متن کامل

Panel on Advanced Embedded Memory Technologies

At present, system-on-a-chip (SoC) designers are confronted with a variety of alternative embedded memory technologies including SRAM, DRAM, and flash memory. Each of these memory options has both strengths and weaknesses. SRAM offers compatibility with logic and fast read and write speeds at the cost of large 4or 6-transistor storage cells and relatively high dynamic power consumption. DRAM of...

متن کامل

COUPLED WITH ADVANCES IN TESTER ARCHITECTURES, DFCCT (DESIGN-FOR-CONCURRENT-CORE TEST) PROMISES TO KEEP TEST COSTS FROM OUTSTRIPPING THE MANUFAC- TURING COSTS OF COMPLEX SOCs

As device complexity grows and fabrication costs continue to fall, test is emerging as the largest expense in complex SOC (system-onchip) IC manufacturing. At the same time, ICs continue to exponentially increase in complexity, driving up test times. Many SOC devices incorporate multiple technologies, such as high-speed logic, DRAM, flash memory, and analog circuits. Testing these circuit types...

متن کامل

An Efficient LUT Design on FPGA for Memory-Based Multiplication

An efficient Lookup Table (LUT) design for memory-based multiplier is proposed.  This multiplier can be preferred in DSP computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. In this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. In contrast to an earlier proposition Odd Multiple Storage ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012