Verification of IEEE Compliant Subtractive Division Algorithms

نویسندگان

  • Paul S. Miner
  • James F. Leathrum
چکیده

A parameterized deenition of subtractive oating point division algorithms is presented and veriied using PVS. The general algorithm is proven to satisfy a formal deenition of an IEEE standard for oating point arithmetic. The utility of the general speciication is illustrated using a number of diierent instances of the general algorithm.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Veriication of Ieee Compliant Subtractive Division Algorithms

A parameterized deenition of subtractive oating point division algorithms is presented and veriied using PVS. The general algorithm is proven to satisfy a formal deenition of an IEEE standard for oating point arithmetic. The utility of the general speciication is illustrated using a number of diierent instances of the general algorithm.

متن کامل

Veri cation of IEEE Compliant Subtractive Division Algorithms

A parameterized de nition of subtractive oating point division algorithms is presented and veri ed using PVS. The general algorithm is proven to satisfy a formal de nition of an IEEE standard for oating point arithmetic. The utility of the general speci cation is illustrated using a number of di erent instances of the general algorithm.

متن کامل

Design Structures for Formally Veri ed Floating Point Units

A design structure is presented to assist in the design of IEEE compliant oating point hardware. The basis of the process is an abstraction of the bitwise operations found in hardware to reals and integers. This simpliies the deenition of functionality prior to going to hardware. The nal design structure will include a set of general algorithms deened for oating point operations (add, sub, mult...

متن کامل

Formal Verification of the VAMP Floating Point Unit

We report on the formal verification of the floating point unit used in the VAMP processor. The FPU is fully IEEE compliant, and supports denormals and exceptions in hardware. The supported operations are addition, subtraction, multiplication, division, comparison, and conversions. The hardware is verified on the gate level against a formal description of the IEEE standard by means of the theor...

متن کامل

Fast Ieee Rounding for Division by Functional Iteration

A class of high performance division algorithms is functional iteration. Division by functional iteration uses multiplication as the fundamental operator. The main advantage of division by functional iteration is quadratic convergence to the quotient. However, unlike non-restoring division algorithms such as SRT division, functional iteration does not directly provide a nal remainder. This make...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1996