Recently, threshold implementations (TI) with d+ 1 input shares have been proposed at Crypto 2015. This optimization aims for more lightweight TI designs while keeping the glitchresistance of the original concept. In this note, we consider such an approach and provide preliminary simulation-based evidence, backed by empirical results, of the existence of d-order leakages. We conclude that, whil...
