نتایج جستجو برای: large scale integration

تعداد نتایج: 1584820  

1993
Christos Kaklamanis Danny Krizanc Satish Rao

The existence of bounded degree networks which can emulate the computation of any bounded degree network of the same size with logarithmic slowdown is well-known. The butterfly is an example of such a universal network. Leiserson was the first to introduce the concept of an area-universal network: a network with VLSI layout area A which can emulate any network of the same size and layout area w...

2012
Jun Zhou Junyan Ren Lirong Zheng Shili Zhang Hannu Tenhunen Axel Jantsch Ahmed Hemani C. M. Zetterling Mats Brorsson Mohammed Ismail Xuejing Wang Jingfeng Li Zhigui Liu Cheng Zhang Wenyan Su Xu Shen Chenxi Li Wei Liang Yuanwen Li Xin Tian Xiangxin Liu

1999
Chi-Hsiang Yeh Behrooz Parhami Emmanouel A. Varvarigos

We propose the recursive grid layout scheme for deriving efficient layouts of a variety of hierarchical networks and computing upper bounds on the VLSI area of general hierarchical networks. In particular, we construct optimal VLSI layouts for butterfly networks, generalized hypercubes, and star graphs that have areas within a factor of 1+ o(1) from their lower bounds. We also derive efficient ...

Journal: :J. Comput. Syst. Sci. 1984
Sandeep N. Bhatt Frank Thomson Leighton

Journal: :IEEE Trans. Computers 1989
Isaac D. Scherson Sandeep Sen

2010
Lerong Cheng Lieven Vandenberghe Glenn Reinman Sudhakar Pamarti Lei He

of the Dissertation Statistical Analysis and Optimization for Timing and Power of VLSI Circuits

2014
M. Jasmin

Power dissipation has emerged as an important design parameter in the design of microelectronic circuits, especially in portable computing and personal communication applications. In this paper, we survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are considered.

نمودار تعداد نتایج جستجو در هر سال

با کلیک روی نمودار نتایج را به سال انتشار فیلتر کنید