nowadays, due to inherent complexity of real optimization problems, it has always been a challenging issue to develop a solution algorithm to these problems. single row facility layout problem (srflp) is a np-hard problem of arranging a number of rectangular facilities with varying length on one side of a straight line with aim of minimizing the weighted sum of the distance between all facility...

variability of tidal volume and respiratory rate in normally breathing man has long been demonstrated [1]. however because of lack of knowledge and technology primary ventilators could only deliver a fixed tidal volume in a fixed rate the so called volume controlled ventilation (vcv). vcv was volume preset time triggered and cycled and there was no synchronization with patient’s breaths. at tha...

In this paper, a layout design for analog neural network designed using mentor graphics software based technology will ICFlow 0, 35. By using mentor graphics software ICFlow designing a layout of analog neural network component to a high speed camera and also perform simulations layout. Multiplier designing layouts, Op-amp layout, and Sigmoid layout. To generate the layout design rule check pro...

abstract background: different modes of mechanical ventilation are used for respiratory support after coronary artery bypass graft (cabg). this study aimed to compare the effect(s) of using adaptive support ventilation (asv) and synchronized intermittent mandatory ventilation (simv) on the length of mechanical ventilation (intubation duration) and hospital stay after coronary artery bypass graf...

Layout, in the context of diagram editors, is the positioning of diagram components on the screen. Editor users enjoy automatic layout, but they usually like to control the layout at runtime, too. Our pattern-based layout approach allows for automatic and user-controlled layout at the same time: The diagram editor may automatically apply layout patterns to diagram parts based on syntactic rules...

The typical description of a VLSI layout is the geometrical description of masks. Layout verification [4] is the testing of a layout to see if it satisfies design and layout rules. An important problem in layout verification is layout device extraction, which involves detection of capacitors, resistors, transistors etc. from the geometrical description of masks. The layout extraction process st...

Layout generation in the late analog CMOS design is challenging by its increasing layout constraints and performance requirements. However, iterative refinement on manual design damages the productivity of analog layout. Therefore, it is more efficient to enroll the know-how from existing design instead of generating a new one. To contend with time-consuming analog layout for more possibilities...

Your use of the JSTOR archive indicates your acceptance of JSTOR's Terms and Conditions of Use, available at http://www.jstor.org/page/info/about/policies/terms.jsp. JSTOR's Terms and Conditions of Use provides, in part, that unless you have obtained prior permission, you may not download an entire issue of a journal or multiple copies of articles, and you may use content in the JSTOR archive o...

A focus on indoor comfort and tightening targets for energy savings in buildings presents new opportunities heating, ventilation, air-conditioning products (HVAC). This paper a novel solution that integrates suspended radiant ceiling with diffuse dubbed HVACeiling. In combination the concrete slab, HVACeiling has potential to provide thermal minimal temperature offset, which supports operation ...