This work presents formal modeling of Network-on-Chip (NoC) considering detailed functional units NoC. The intricate NoC router components like buffer, switch, and arbiter is accomplished using Finite State Machine (FSM). As in the case a real NoC, parallel execution these carried out by maintaining synchronization between within each adjacent routers presented model. Important properties for c...