نتایج جستجو برای: low power adder circuit

تعداد نتایج: 1689202  

Journal: :J. Low Power Electronics 2010
Sohan Purohit Marco Lanuzza Martin Margala

This paper presents the design, the analysis and the complete characterization of a novel split-path Data Driven Dynamic (sp-D3L) full adder cell in IBM’s 65 nm CMOS process. The split path D3L design style derived from standard D3L allows the design of high speed dynamic circuits without the power overhead of the clock tree while providing significantly higher performance than the D3L due to r...

2014
Payal Soni Shiwani Singh

With the advancement of technology, power consumption and higher speed becomes major concern for VLSI systems. In this paper, a new hybrid domino XOR is proposed and compared with existing domino XOR cell. As an application of proposed XOR cell, 1-bit full adder has been designed and compared with a full adder circuit using existing XOR cell. Both proposed designs XOR and full adder show better...

2013
M. B. Damle

The Full Adder circuit is an important component in application such as Digital Signal Processing (DSP) architecture, microprocessor, and microcontroller and data processing units. This paper discusses the evolution of full adder circuits in terms of lesser power consumption, higher speed. Starting with the most conventional 28 transistor full adder and then gradually studied full adders consis...

Journal: :International journal of advanced research 2022

Advanced Electronic Devices have recently become more prevalent, designers opted for low power, quick speed, and compact designs processes. Even though there are numerous design methodologies currently in use VLSI system optimization, very few techniques produce solutions that optimally optimal. GDI-based circuits becoming increasingly important since they less space, energy. The GDI technique ...

Journal: :Microelectronics Journal 2004
Gustavo A. Ruiz Mercedes Granda

This paper presents a highly area-efficient CMOS carry-select adder (CSA) with a regular and iterative-shared transistor structure very suitable for implementation in VLSI. This adder is based on both a static and compact multi-output carry look-ahead (CLA) circuit and a very simple select circuit. Comparisons with other representative 32-bit CSAs show that the proposed adder reduces the area b...

2017
Ramana Murthy Ajay Kumar Singh G. Ramana Murthy Tan Wee Xin Wilson

Corresponding Author: G. Ramana Murthy Lecturer, Multimedia University, Faculty of Engineering and Technology, Melaka, Malaysia Email: [email protected] Abstract: This paper presents an implementation of comparator (1-bit) circuit using a MUX-6T based adder cell. MUX-6T full adder cell is designed with a combination of multiplexing control input and Boolean identities. The proposed compa...

2015
Vahid Foroutan Keivan Navi

In this paper a new area efficient, high-speed and ultra-low power 1-bit full adder cell is presented. The performance: power, time delay and power delay product (PDP) of the proposed adder cell has been analyzed in comparison with the four existent low-power, high-speed adders. The circuits being studied are optimized for energy efficiency at 0.18-μm CMOS process technology and intensive simul...

2015
Ravi Kumar Anand Kartar Singh Pankaj Verma Ashish Thakur

This paper gives an idea to reduce power and surface area of half adder circuit using very popular technique i.e. transmission gate. An adder is a digital circuit that performs addition of two numbers. In many computers and other kind of processors, adders are used not only in arithmetic logic unit but also in other parts of the processors where they are used to calculate addresses, table indic...

2014

An adder is one of the most integral component of a digital system like a digital signal processor or a microprocessor. Being an extremely computationally intensive part of a system, the optimization for speed and power consumption of the adder is of prime importance. In this paper we have designed a 1 bit full adder cell based on dynamic TSPC logic to achieve high speed operation. A high thres...

2016
Sherpal Kaur Parminder Singh Neil H. E. Weste David Harris Ayan Banerjee Yusuf Leblebici Manoj Kumar Sandeep K. Arya Sujata Pandey Mohammad Hossein Moaiyeri Reza Faghih Mirzaee Keivan Navi Amin Bazzazi Alireza Mahini Yongtae Kim Yong Zhang Peng Li Deepa Sinha Tripti Sharma K. G. Sharma Jin-Fa Lin Yin-Tsung Hwang Ming-Hwa Sheu Cheng-Che Ho

In this paper, we designed and simulated a low power one bit, 8-bit and 32-bit full adder circuits namely Novel 10T, N14T, FA24T, CPL (complementary pass-transistor logic) and DPL (double pass-transistor logic). All the adders are tested by using one bit, 8-bit and 32-bit ripple carry adder architecture using Tanner EDA tool version 13. 0. The one bit Novel 10T, N14T, XOR/XNOR function techniqu...

نمودار تعداد نتایج جستجو در هر سال

با کلیک روی نمودار نتایج را به سال انتشار فیلتر کنید