assess the ecological effects of economic activity on the water, earth and man in the iranian economy approach using input - output tablewater is a vital resource for each biological and economic phenomenon. water is considered as a production input. production is not possible without water in all economic sectors. also, the environment including air, soil, fauna and plants utilize water in the...

A hybrid radix-4/radix-8 architecture targeted for high bit, general purpose, digital multipliers is presented as a compromise between the high speed of a radix-4 multiplier architecture and the low power dissipation of a radix-8 multiplier architecture. In this hybrid radix4/radix-8 multiplier architecture, the performance bottleneck of a radix-8 multiplier, the generation of three times the m...

1 Associate Professor, Department of Electronics and Communication Engineering, Nalla Narasimha Reddy Group of Institutions, Hyderabad, Telangana, India. 2 Assistant Professor, Department of Electronics and Communication Engineering, Nalla Narasimha Reddy Group of Institutions, Hyderabad, Telangana, India ---------------------------------------------------------------------***------------------...

We consider two analogues of associativity for ternary algebras: total and partial associativity. Using the corresponding ternary associators, we define ternary analogues of alternative and assosymmetric algebras. On any ternary algebra the alternating sum [a, b, c] = abc − acb − bac + bca + cab − cba (the ternary analogue of the Lie bracket) defines a structure of an anticommutative ternary al...

This paper presents the design redundant Binary multiplier for 32*32bit number multiplication. Modern computer system is a dedicated and very high speed unique multiplier. Therefore, this paper presents the design a Redundant Binary multiplier. The proposed system generates M, N and interconnected blocks. By extending bit of the operands and generating an additional product the proposed system ...

This paper analyzes the power consumption of an array pipelined multiplier. To precisely realize a low power pipelined multiplier, the analytical model for a clocking system is presented. Simulation results show that the storage element is the key-component in a high performance pipelined multiplier macro. Compared with the conventional DFF and latch, the new low power DFF as PTTFF [6] achieves...

In this Paper, Urdhva tiryakbhyam Sutra is first applied to the binary number system and is used to develop digital multiplier architecture. This is shown to be very similar to the popular array multiplier architecture. This Sutra also shows the effectiveness of to reduce the NXN multiplier structure into an efficient 4X4 multiplier structures. Nikhilam Sutra is then discussed and is shown to b...

We consider a number of examples of multiplier algebras on Hilbert spaces associated to discs embedded into a complex ball in order to examine the isomorphism problem for multiplier algebras on complete Nevanlinna-Pick reproducing kernel Hilbert spaces. In particular, we exhibit uncountably many discs in the ball of ` which are multiplier biholomorphic but have non-isomorphic multiplier algebra...

This paper presents Field Programmable Gate Array (FPGA) implementation of standard and truncated multipliers using Very High Speed Integrated Circuit Hardware Description Language (VHDL). Truncated multiplier is a good candidate for digital signal processing (DSP) applications such as finite impulse response (FIR) and discrete cosine transform (DCT) etc. Significant reduction in FPGA resources...

Problem Statement: In this study, we had proposed a low power architecture for high speed multiplication. Approach: The modifications to the conventional shift and add multiplier includes introduction of modified error tolerant technique for addition and enabling of adder cell by current multiplication bit of the multiplier constant. The proposed architecture enables the removal of input multip...