As the microprocessor industry struggles to deliver higher performance superscalar and VLIW processors, memory access penalties have become a major issue. The growing disparity between processor and memory performance will make cache misses increasingly expensive. Additionally, data caches are not always used e ciently, resulting in large numbers of data cache misses. In numeric programs there ...