Complexity and large scale of SoC designs call for developments in today’s verification techniques. On the one hand, it costs too much efforts and time in traditional RTL modeling methodologies when verifying large scale designs; on the other hand, properties requiring cycle accuracy are not efficiently verified in Transaction Level Models due to the abstraction. In this paper, we present a hie...