The architecture of a coarse-grained reconfigurable array (CGRA) interconnect has significant effect on not only the flexibility resulting accelerator, but also its power, performance, and area. Design decisions that have complex trade-offs need to be explored maintain efficiency performance across variety evolving applications. This paper presents Canal, Python-embedded domain-specific languag...