We describe a hybrid method which combines the boundary element method (BEM) and the finite element method (FEM) to compute circuit models for layout dependent capacitances. The method can handle irregularities in the stratification of the layout of the integrated circuits (IC’s). New in the method are the models for the interface between the regions where the BEM and the FEM are applied. We sh...