This report summarizes my Ph.D. research progress from March 2001 to March 2002. This time period corresponds to part of the third and fourth year of my Ph.D. candidacy. As stated in my first report, the goal of my Ph.D. research is to create an efficient FPGA architecture for datapath circuits. My research methodology is empirical and consists of three phases, two of which have been completed ...
