In this paper, we introduce the Systolic Reconngurable Mesh (SRM), which combines aspects of the reconngurable mesh with that of systolic arrays. Every processor controls a local switch that can be reconngured during every clock cycle in order to control the physical connections between its four bi-directional bus lines. Data is input from one side of the systolic reconngurable mesh and output ...