The Hamiltonian size reduction method or the mode space applicable to general heterogeneous structures is developed in this work. effectiveness and accuracy of are demonstrated for four example devices GaSb/InAs tunnel field effect transistor (FET), MoTe2/SnS2 bilayer vertical FET, InAs nanowire FET with a defect, Si rough surfaces. reduced around 5 % original full without losing calculated tra...

A gas-sensor based on tunnel-field-effect-transistor (TFET) is proposed that leverages the unique current injection mechanism in the form of quantum-mechanical band-to-band tunneling to achieve substantially improved performance compared to conventional metal-oxide-semiconductor fieldeffect-transistors (MOSFETs) for detection of gas species under ambient conditions. While nonlocal phonon-assist...

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission....

In this paper, a new Si/SiGe heterojunction tunneling field-effect transistor with a T-shaped gate (HTG-TFET) is proposed and investigated by Silvaco-Atlas simulation. The two source regions of the HTG-TFET are placed on both sides of the gate to increase the tunneling area. The T-shaped gate is designed to overlap with N+ pockets in both the lateral and vertical directions, which increases the...

In this paper, for the first time, the square-shaped extended source tunneling field-effect transistor (SES TFET) by means of the silicon carbide polytype (3C-SiC) and dopant pocket layer has been presented. By inserting the silicon carbide polytype as substrate and n-type pocket in the channel at the source edge, on-current is increased by about 10 times compared with the conventional SES TFET...

In this paper fringe capacitance of double hetero gate Tunnel FET has been studied. The physical model for fringe capacitance is derived considering source gate overlap and gate drain non overlap. Inerface trap charge and oxide charges are also introduced under positive bias stress and hot carrier stress and their effect on fringe capacitance is also studied. The fringe capacitance is significa...