2D router chip design, analysis, and simulation for effective communication

نویسندگان

چکیده

<p class="Correspondencedetails"><span lang="EN-US">The router is a network device that used to connect subnetwork and packet-switched networking by directing the data packets intended IP addresses. It succeeds traffic between different systems allows several devices share internet connection. The applicable for effective commutation in system on chip (SoC) modules (NoC) communication. research paper emphasizes design of two dimensional (2D) hardware Xilinx integrated environment (ISE) 14.7 software further logic verification using transmitted from all input/output ports. evaluation done based pre-synthesis utilization summary relating field programmable gate array (FPGA) boards such as Spartan-3E (XC3S500E), Spartan-6 (XC6SLX45), Virtex-4 (XC4VFX12), Virtex-5 (XC5VSX50T), Virtex-7 (XC7VX550T). 64-bit verified ports configuration Modelsim waveform simulator. has proven fast-switching speed optimal parameters comparison other FPGAs.</span></p>

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

simulation and design of electronic processing circuit for restaurants e-procurement system

the poor orientation of the restaurants toward the information technology has yet many unsolved issues in regards to the customers. one of these problems which lead the appeal list of later, and have a negative impact on the prestige of the restaurant is the case when the later does not respond on time to the customers’ needs, and which causes their dissatisfaction. this issue is really sensiti...

15 صفحه اول

Communication Analysis for Network-on-Chip Design

In this paper we present an approach for the analysis of systems of parallel communicating processes, with regard to Network-on-Chip applications. We present a method to detect communications that synchronize the program flow of two or more processes. These synchronization points set the processes into relation and allow the determination of the global timing behavior of such a system. Using th...

متن کامل

Design of a Low-Latency Router Based on Virtual Output Queuing and Bypass Channels for Wireless Network-on-Chip

Wireless network-on-chip (WiNoC) is considered as a novel approach for designing future multi-core systems. In WiNoCs, wireless routers (WRs) utilize high-bandwidth wireless links to reduce the transmission delay between the long distance nodes. When the network traffic loads increase, a large number of packets will be sent into the wired and wireless links and can...

متن کامل

Cost-Efficient Fault-Tolerant Router Design for 2D-Mesh Based Chip Multiprocessor Systems

In this paper, a cost-efficient fault-tolerant router design, called 20-Path Router (20PR) architecture, is proposed to reduce the impacts of faulty routers for 2D-mesh based chip multiprocessor systems. The 20PR consists of two fault-tolerant circuits: 1) a Builtin Self-Test and Self-Diagnosis (BIST/SD) circuit to detect and locate faulty FIFOs and MUXs, and 2) a Fault-Isolation (FI) circuit t...

متن کامل

Area and Power Efficient Router Design for Network on Chip

As network on chip (NoC) systems become more prevalent in today’s industry. Routers and interconnection networks are the main components of NoC. Therefore, there is a need to obtain low area and power models for these components so that we can better understand the area and power tradeoffs. In this paper a lowarea and power efficient NoC architecture is proposed by eliminating the virtual chann...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Informatics and Communication Technology

سال: 2023

ISSN: ['2722-2616', '2252-8776']

DOI: https://doi.org/10.11591/ijict.v12i3.pp225-235