A 10-b Ternary SAR ADC With Quantization Time Information Utilization
نویسندگان
چکیده
منابع مشابه
A 2.5 V 10 bit SAR ADC
Presented here is a lObit SAR ADC working over a wide supply range of 5.W to 2.W. The circuit is built in a CMOS process with Metal-Poly capacitors. Issues related to low voltage sampling circuitry design and low voltage high speed comparator design are discussed. Silicon evaluation results are presented.
متن کاملA 10-b 200-kS/s 250-nA Self-Clocked Coarse-Fine SAR ADC
A 10-bit ultra-low power SAR implemented in a standard 0.18-μm CMOS technology is described. The architecture consists of a coarse and a fine SAR ADC. The 2-bit coarse SAR presets the two MSB capacitive arrays of the fine SAR, thus avoiding the largest sources of dynamic power consumption. The use of two low resolution comparators in the coarse converter enables compensating for the offset mism...
متن کاملA 10-b 750µW 200MS/s fully dynamic single-channel SAR ADC in 40nm CMOS
This paper presents a 10-bit high-speed two-stage SAR ADC. Each bit uses a dedicated comparator to store its output and generate an asynchronous clock for the next comparison. By doing this, the SAR logic delay and power are significantly reduced. A modified bidirectional single-side switching technique is used to optimize the comparator speed and offset by controlling the input common mode vol...
متن کاملA 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملDesign and Implementation of a 10-bit SAR ADC with A Programmable Reference
This paper presents the development of a 38.5 kS/s 10-bit programmable reference SAR ADC which is in MIMOS’s 0.35 μm CMOS process. The design uses a resistive DAC, a dynamic comparator with pre-amplifier and logic to create 10 effective bits ADC. A programmable reference circuitry allows the ADC to operate with different input ra 0.6 V to 2.1 V. The ADC consumed less than 7.5 mW power with a 3 ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2012
ISSN: 0018-9200,1558-173X
DOI: 10.1109/jssc.2012.2211696