A fault-tolerant hexagonal systolic array
نویسندگان
چکیده
منابع مشابه
Fault-Tolerant Systolic Array Design With Partially- Reconfigurable FPGAs
Partial dynamic reconfiguration, PDR, is an important feature of modern reconfigurable architectures such as the Xilinx Virtex FPGA devices. In this paper we focus on the application of PDR to fault-tolerant systolic arrays in one dimension. Single as well as multiple faults in one or more array processing elements, PEs, are considered. In our approach modular redundancy is not used and the goa...
متن کاملFault-Tolerant Implementation of Systolic Arrays
In this paper, several fault-tolerant hardware implementations of Systolic Arrays on reconfigurable devices, such as FPGAs, are investigated and primal selection criteria such as resource utilization, computation time, advantages and disadvantages of every fault-tolerant method are presented. Since the main goal of the designs presented herein is the high performance of the implementations, the...
متن کاملA New Design of Fault Tolerant Comparator
In this paper we have presented a new design of fault tolerant comparator with a fault free hot spare. The aim of this design is to achieve a low overhead of time and area in fault tolerant comparators. We have used hot standby technique to normal operation of the system without interrupting and dynamic recovery method in fault detection and correction. The circuit is divided to smaller modules...
متن کاملTowards a Strongly Fault Tolerant VLSI Processor Array
In this paper a novel methodology to achieve fault tolerance in VLSI Array Processors is proposed. A “Fence” based approach is adopted in which the logic array is partitioned and spares are distributed along the boundary of the active array. The emulator as in conventional fault tolerance techniques takes care of fault mapping and reconfiguration. The latency, reconfiguration interconnect lengt...
متن کاملA generalized ABFT technique using a fault tolerant neural network
In this paper we first show that standard BP algorithm cannot yeild to a uniform information distribution over the neural network architecture. A measure of sensitivity is defined to evaluate fault tolerance of neural network and then we show that the sensitivity of a link is closely related to the amount of information passes through it. Based on this assumption, we prove that the distribu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Information Processing Letters
سال: 1992
ISSN: 0020-0190
DOI: 10.1016/0020-0190(92)90238-q