A Power-Efficient Neuromorphic Digital Implementation of Neural–Glial Interactions
نویسندگان
چکیده
Throughout the last decades, neuromorphic circuits have incited interest of scientists, as they are potentially a powerful tool for treatment neurological diseases. To this end, it is essential to consider biological principles CNS and develop appropriate area- power-efficient circuits. Motivated by studies that outline indispensable role astrocytes in dynamic regulation synaptic transmission their active contribution neural information processing CNS, work we propose digital implementation neuron–astrocyte bidirectional interactions. In order describe neuronal dynamics astrocytes’ calcium dynamics, modified version original Izhikevich neuron model was combined with linear approximation Postnov functional neural–glial interaction model. For computation core, only three pipeline stages 10.10 fixed point representation were utilized. Regarding results obtained from FPGA comparisons other works, proposed circuit reported significant savings area requirements (from 22.53% up 164.20%) along considerable total power consumption 28.07% without sacrificing output accuracy. Finally, an RMSE analysis conducted, confirming particular produces more accurate compared previous studies.
منابع مشابه
FPGA Implementation of a Hammerstein Based Digital Predistorter for Linearizing RF Power Amplifiers with Memory Effects
Power amplifiers (PAs) are inherently nonlinear elements and digital predistortion is a highly cost-effective approach to linearize them. Although most existing architectures assume that the PA has a memoryless nonlinearity, memory effects of the PAs in many applications ,such as wideband code-division multiple access (WCDMA) or orthogonal frequency-division multiplexing (OFDM), can no longer b...
متن کاملfpga implementation of a hammerstein based digital predistorter for linearizing rf power amplifiers with memory effects
power amplifiers (pas) are inherently nonlinear elements and digital predistortion is a highly cost-effective approach to linearize them. although most existing architectures assume that the pa has a memoryless nonlinearity, memory effects of the pas in many applications ,such as wideband code-division multiple access (wcdma) or orthogonal frequency-division multiplexing (ofdm), can no longer b...
متن کاملEnergy-Efficient Neuromorphic Classifiers
Neuromorphic engineering combines the architectural and computational principles of systems neuroscience with semiconductor electronics, with the aim of building efficient and compact devices that mimic the synaptic and neural machinery of the brain. The energy consumptions promised by neuromorphic engineering are extremely low, comparable to those of the nervous system. Until now, however, the...
متن کاملComputationally efficient implementation of hypercomplex digital filters
Hypercomplex digital lters have an attractive advantage of the order reduction, however, also have a drawback that multiplication requires a large amount of computations. This paper proposes a novel implementation of hypercomplex digital lters. By decomposing hypercomplex number multiplication, we show that it can be realized as two parallel complex multiplications. Using this technique, any ty...
متن کاملEfficient implementation of all-digital interpolation
B-splines are commonly used for continuous representation of discrete time signals. This kind of representation proves to be very useful in applications such as image interpolation, rotation and edge detection. In all these applications, the first step is to compute the B-spline coefficients of the signal, and this involves the use of an IIR noncausal filter called the direct B-spline filter. T...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Low Power Electronics and Applications
سال: 2023
ISSN: ['2079-9268']
DOI: https://doi.org/10.3390/jlpea13010010