A PTL Based Full Adder Design using Cadence
نویسندگان
چکیده
منابع مشابه
Efficient Design of Low Power ALU using PTL-GDI Logic Full Adder
In this paper, we proposed a low power 1-bit full adder (FA) with 10-transistors and this is used in the design ALU. 16-bit ALUs are designed and compared with the existing design. The proposed design consists of PTL-GDI adder and mux circuits. By using low power 1-bit full adder in the implementation of ALU, the power and area are greatly reduced to more than 50% compared to conventional desig...
متن کاملDesign of low power, high speed full adder using PTL-TG Hybrid style
Full adders are essentially used as a building block in all arithmetic, DSP and microprocessor applications. In this paper, a 15 transistor hybrid PTL-TG full adder circuit is proposed. The main objective is to provide high speed, low power, full swing operation with good drivability. The choice of logic design affects the circuit performance. The delay time depends on the number of transistors...
متن کاملImprecise Minority-Based Full Adder for Approximate Computing Using CNFETs
Nowadays, the portable multimedia electronic devices, which employ signal-processing modules, require power aware structures more than ever. For the applications associating with human senses, approximate arithmetic circuits can be considered to improve performance and power efficiency. On the other hand, scaling has led to some limitations in performance of nanoscale circuits. According...
متن کاملOptimal Design of a Reversible Full Adder
Classical computing machines using irreversible logic gates unavoidably generate heat. This is due to the fact that each loss of one bit of information is accompanied by an increase of the environment’s entropy by an amount k log(2), where k is Boltzmann’s constant. In turn this means that an amount of thermal energy equal to kT log(2) is transferred to the environment, having a temperature T. ...
متن کاملComparative Analysis of 11T and 16T and 28T Full Adder Based 4*4 Wallace Tree Multiplier Using Cadence 180nm Technology
1 Associate Professor, Department of Electronics and Communication Engineering, Nalla Narasimha Reddy Group of Institutions, Hyderabad, Telangana, India. 2 Assistant Professor, Department of Electronics and Communication Engineering, Nalla Narasimha Reddy Group of Institutions, Hyderabad, Telangana, India ---------------------------------------------------------------------***------------------...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2020
ISSN: 2321-9653
DOI: 10.22214/ijraset.2020.30853