A study on substrate noise coupling among TSVs in 3D chip stack
نویسندگان
چکیده
منابع مشابه
3D Networks-on-Chip mapping targeting minimum signal TSVs
The sharply increased complexity of multi-core systems has motivated the architecture of Networks-on-Chip (NoC) to evolve from 2D to 3D. With the objective of optimizing 3D NoC system for specific applications, a new mapping scheme with the goal of reducing signal TSVs and peak temperature is proposed in this paper. The interlayer communication is optimized, which facilitates reduction of signa...
متن کاملInter Chip Fill for 3D Chip Stack
Three-dimensional (3D) integration is considered to be the most promising solution for the continuing improvement in device performance,[1] while the scaling of Si CMOS is approaching its economical and physical limits. Inter Chip Fill (ICF) resin, filled between the gaps of 3D stacked chips, is expected to improve the mechanical strength and corrosion resistance of such chips. Pre-applied resi...
متن کاملThermal Characterization of a Three-Dimensional (3D) Chip Stack
In order to determine appropriate cooling solutions for 3D chip stacks in various cases, it is important to have a better understanding of the total thermal resistance of a 3D chip stack. For this purpose, precise thermal resistance measurements and modeling of each component of a 3D chip stack are important. The thermal resistance of interconnection is considered to be one of the thermal resis...
متن کاملa study on rate making and required reserves determination in reinsurance market: a simulation
reinsurance is widely recognized as an important instrument in the capital management of an insurance company as well as its risk management tool. this thesis is intended to determine premium rates for different types of reinsurance policies. also, given the fact that the reinsurance coverage of every company depends upon its reserves, so different types of reserves and the method of their calc...
Modeling of Substrate Noise Impact on a Single-Ended Cascode LNA in a Lightly Doped Substrate (RESEARCH NOTE)
Substrate noise generated by digital circuits on mixed-signal ICs can disturb the sensitiveanalog/RF circuits, such as Low Noise Amplifier (LNA), sharing the same substrate. This paperinvestigates the adverse impact of the substrate noise on a high frequency cascode LNA laid out on alightly doped substrate. By studying the major noise coupling mechanisms, a new and efficientmodeling method is p...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2018
ISSN: 1349-2543
DOI: 10.1587/elex.15.20180460