A TSV Test Method for Resistive Open Fault and Leakage Fault Coexisting
نویسندگان
چکیده
منابع مشابه
Fault Diagnosis and Fault-Tolerant SVPWM Technique of Six-phase Converter under Open-Switch Fault
In this paper, a new open-switch fault diagnosis method is proposed for the six-phase AC-DC converter based on the difference between the phase current and the corresponding reference using an adaptive threshold. The open-switch faults are detected without any additional equipment and complicated calculations, since the proposed fault detection method is integrated with the controller required ...
متن کاملResistive bridge fault modeling, simulation and test generation
Resistive bridging faults in combinational CMOS circuits are studied in this work. Circuit-level models are abstracted to voltage behavior for use in voltage-level fault simulation and test generation. Fault simulation is done using different test sets in order to study their effectiveness. Test generation is done to detect the highest possible bridging resistance for each fault. Different test...
متن کاملVernier ring based pre-bond through silicon vias test in 3D ICs
Defects in TSV will lead to variations in the propagation delay of the net connected to the faulty TSV. A non-invasive Vernier Ring based method for TSV pre-bond testing is proposed to detect resistive open and leakage faults. TSVs are used as capacitive loads of their driving gates, then time interval compared with the fault-free TSVs will be detected. The time interval can be detected with pi...
متن کاملAccurate Fault Modeling and Fault Simulation of Resistive Bridges
This paper presents accurate fault models, an accurate fault simulation technique, and a new fault coverage metric for resistive bridging faults in gate level combinational circuits at nominal and reduced power supply voltages. We demonstrate that some faults have unusual behavior, which has been observed in practice. On the ISCAS85 benchmark circuits we show that a zero-ohm bridge fault model ...
متن کاملLeakage Read Fault in Nanoscale SRAM: Analysis, Test and Diagnosis
In this paper we study the impact of leakage currents on the operation of SRAM memories fabricated using nanoscale technologies. We show how the leakage currents, flowing through the pass transistors of unselected cells, may affect the read operation causing Leakage Read Faults (LRFs). The results of extensive Spice simulation on a 65nm SRAM are analyzed to evaluate the occurrence of the LRF fo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2021
ISSN: 2169-3536
DOI: 10.1109/access.2021.3055059