Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle
نویسندگان
چکیده
منابع مشابه
Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle
Important layout properties of electronic circuits include space requirements and interconnection lengths. In the process of designing these circuits, a reliable pre-layout interconnection length estimation is essential for improving placement and routing techniques. Donath found an upper bound for the average interconnection length that follows the trends of experimentally observed average len...
متن کاملAn Accurate Interconnection Length Estimation for Computer Logic
Important layout properties of electronic designs include space requirements and interconnection lengths. A reliable interconnection length estimation is essential for improving placement and routing techniques. Donath found an upper bound for the average interconnection length that follows the trends of experimentally obtained average lengths [2]. Yet, this upper bound deviates from the experi...
متن کاملinvestigating the integration of translation technologies into translation programs in iranian universities: basis for a syllabus design in translation technology
today, information technology and computers are indispensable tools of any profession and translation technologies have become an indispensable part of translator’s workstation. with the increasing demands for high productivity and speed as well as consistency and with the rise of new demands for translation and localization, it is necessary for translators to be familiar with market demands an...
Towards Cycle-Accurate Performance Predictions for Real-Time Embedded Systems
In this paper we present a model-based performance analysis method for component-based real-time systems, featuring cycle-accurate predictions of latencies and enhanced system robustness. The method incorporates the following phases: (a) instruction-level profiling of SW components, (b) modeling the obtained performance metrics in MARTEcompatible models, (c) generation, schedulability analysis ...
متن کاملInterconnection Length Estimation During Hierarchical VLSI Design
A lognormal interconnection length distribution function is derived from a large number of VLSI layouts. The assumption of a Weibull distribution could not be confirmed. Hierarchical slicing trees are derived from structural descriptions of the sample systems by recursive partitioning. Using the earlier proposed area estimation results, a new model for interconnection length estimation based on...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 1999
ISSN: 1065-514X,1563-5171
DOI: 10.1155/1999/81698