An assumed partition algorithm for determining processor inter-communication
نویسندگان
چکیده
منابع مشابه
Performance Evaluation of Inter-Processor Communication for an Embedded Heterogeneous Multi-Core Processor
Embedded systems often use a heterogeneous multi-core processor to improve performance and energy efficiency. This multi-core processor is composed of a general purpose processor (GPP), which manages the program flow and I/O, and a digital signal processor (DSP), which processes mass data. An inter-processor communication (IPC) mechanism is thus required to exchange data between a GPP and a DSP...
متن کاملA partition-based algorithm for clustering large-scale software systems
Clustering techniques are used to extract the structure of software for understanding, maintaining, and refactoring. In the literature, most of the proposed approaches for software clustering are divided into hierarchical algorithms and search-based techniques. In the former, clustering is a process of merging (splitting) similar (non-similar) clusters. These techniques suffered from the drawba...
متن کاملParallel Association Rule Mining with Minimum Inter-Processor Communication
Existing parallel association rule mining algorithms suffer from many problems when mining massive transactional datasets. One major problem is that most of the parallel algorithms for a shared nothing environment are Aprioribased algorithms. Apriori-based algorithms are proven to be not scalable due to many reasons, mainly: (1) the repetitive I/O disk scans, (2) the huge computation and commun...
متن کاملA Distributed Computing Demonstration System Using FSOI Inter-processor Communication
Presented here is a computational system which uses free−space optical interconnect (FSOI) communication between processing elements to perform distributed calculations. Technologies utilized in the development of this system are integrated two−dimensional Vertical Cavity Surface Emitting Lasers (VCSELs) and MSM−photodetector arrays, custom CMOS ASICs, custom optics, wire−bonded chip−on−board a...
متن کاملA 16 Core Processor With Hybrid Inter-Core Communication
A 16-core processor with hybrid (i.e., both message-passing and shared-memory) inter-core communication mechanisms are implemented in 90nm CMOS. Shared-memory communication is supported using the shared memory within each cluster and Message-passing communication is enabled in a 3× 6 Mesh packet-switched network-on-chip. The proposed system consists of a direct memory to memory communication be...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Parallel Computing
سال: 2006
ISSN: 0167-8191
DOI: 10.1016/j.parco.2006.06.009