Anti-interference low-power double-edge triggered flip-flop based on C-elements

نویسندگان

چکیده

When the input signal has been interfered and glitches occur, power consumption of Double-Edge Triggered Flip-Flops (DETFFs) will significantly increase. To effectively reduce consumption, this paper presents an anti-interference low-power DETFF based on C-elements. The improved C-element is used in DETFF, which blocks signal, prevents redundant transitions inside reduces charge discharge frequencies transistor. also added pull-up pull-down paths, reducing its latency. Compared with other existing DETFFs, proposed only flips once clock edge, greatly caused by consumption. This uses HSPICE to simulate 10 DETFFs. findings show that compared types achieved large performance indexes total glitches, delays, delay product. A detailed analysis variance indicates features less sensitivity process, voltage, temperature, Negative Bias Temperature Instability (NBTI)-induced aging variations.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Power Double Edge Pulse Triggered Flip Flop Design

In this paper a novel low power double edge pulse triggered flip flop (FF) design is present. First, the pulse generation control logic by using the NAND function and is removed from the critical path to facilitate a faster discharge operation. A simple two transistor NAND gate design is used to reduce the circuit complexity. Second, a double edge conditional discharging flip flop is used to re...

متن کامل

Multi-Threshold Based Low Power Dual Edge Triggered Flip-Flop

Digital circuit design is streamlined process used to improve the performance of a circuit for a particular application. Fast speed, minimum power dissipation and less area are the desirable characteristics of a digital circuit, in general. To meet a particular standard of speed, a compromise in power dissipation and speed is required. Timing elements such as Flip-flop are used as clock generat...

متن کامل

A Low-Power Level-Converting Double-Edge-Triggered Flip-Flop Design

This paper proposes a new double-edge-triggered implicitly level-converting flip-flop, suitable for a low-power and low-voltage design. The design employs a sense amplifier architecture to reduce the delay and power consumption. Experimentally, when implemented with a 130-nm, single-Vt and 0.84 V VDD process, it achieves 64% power-delay product (PDP) improvement, and moreover, 78% PDP improveme...

متن کامل

A high-performance low-power static differential double edge-triggered flip-flop

A new static differential double edge-triggered flip-flop is proposed. In order to ensure the double edge triggering operation. a narrow pulse is generated after each clocking edge, by means of clock racing. Compared to existing double edge-triggered flipflops, the presented circuit configuration presents improved delay characteristics, reduced power consumption. while keeps the total transisto...

متن کامل

Low Power Explicit Pulsed Conditional Discharge Double Edge Triggered Flip-Flop

An explicit pulsed double edge triggered sense amplifier flip-flop for the low power and low delay is presented in this paper. The redundant transitions are eliminated by using the conditional technique named conditional discharge technique. By using the fast improved version of the nickolic latch along with the sense amplifier approach for the latching and the sensing stage the delay factor of...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Tsinghua Science & Technology

سال: 2022

ISSN: ['1878-7606', '1007-0214']

DOI: https://doi.org/10.26599/tst.2020.9010030