Architecture-Aware session lookup design for inline deep inspection on network processors
نویسندگان
چکیده
منابع مشابه
Session 14 overview: Deep-learning processors
2:30 PM 14.3 A 28nm SoC with a 1.2GHz 568nJ/Prediction Sparse Deep-Neural-Network Engine with >0.1 Timing Error Rate Tolerance for IoT Applications P. N. Whatmough, Harvard University, Cambridge, MA In Paper 14.3, Harvard University presents a fully connected (FC)-DNN accelerator SoC in 28nm CMOS, which achieves 98.5% accuracy for MNIST inference with 0.36μJ/prediction at 667MHz and 0.57μJ/pred...
متن کاملEfficient Temperature Aware Design for Portable Processors
Efficient temperature aware design in modern portable computers is becoming increasingly important. As technology moves into deep submicron feature sizes, the static or leakage power is expected to increase because of the exponential increase in leakage currents with technology scaling. Within die-process variation is increasing in nanometer technologies, it is observe that leakage power will b...
متن کاملDesign of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملGoing Beyond Deep Packet Inspection (DPI) Software on Intel® Architecture
Ever-increasing IP traffic and security threats are driving the need for more robust cyber security and extensive analysis of packet flows to better protect and manage network traffic. In response, a new breed of security appliances has emerged, interrogating packet content and extracting metadata, and providing far more traffic flow detail than made possible with first generation deep packet i...
متن کاملLocality-aware predictive scheduling of network processors
Demands for flexible processing have moved generalpurpose processing into the data path of networks. Processor schedulers have a great impact on the performance of these real-time systems. We present measurements that show that the workload of a network processor is highly regular and predictable. Processing time predictions, based on these measurements, can be used in scheduling together with ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Tsinghua Science and Technology
سال: 2009
ISSN: 1007-0214
DOI: 10.1016/s1007-0214(09)70003-3