Architectures For Focal Plane Image Processing
نویسندگان
چکیده
منابع مشابه
Architectures for focal plane image processing
Architectures for focal plane image processing are discussed. On-chip image preprocessing for solid-state imagers using analog CCD circuits is described for low, medium, and high density detector arrays. A spatially parallel architecture for low density, high throughput applica tions is described. For sparse illumination or event detection, a content· addressable architecture is proposed. A ne...
متن کاملFocal-plane processing architectures for real-time hyperspectral image processing.
Real-time image processing requires high computational and I/O throughputs obtained by use of optoelectronic system solutions. A novel architecture that uses focal-plane optoelectronic-area I/O with a fine-grain, low-memory, single-instruction-multiple-data (SIMD) processor array is presented as an efficient computational solution for real-time hyperspectral image processing. The architecture i...
متن کامل20 μ sec focal plane image processing
Ultra high frame rate image processing was achieved by applying CNN-UM chips as focal plane array processors. By applying parallel optical input, and reading out binary decision from the chip only the computational overhead is negligible. This makes possible even 50,000 fps image capturing and complex processing. Experiments were done and are described in the paper.
متن کاملOn-Chip Focal-Plane Image Processing
Focal-plane image processing refers to the integration of image acquisition and image processing functions in the same integrated circuit, or adjacent les. In this paper, the motivation for focal-plane image processing will be developed. Architectures for achieving such integration in high, medium, and low density imagers will be discussed. Future directions will be suggested.
متن کاملUpdate on focal-plane image processing research
An update on research activities at Columbia University in the area of focal-plane image processing is presented. Two thrust areas have been pursued: image reorganization for image compression and image half-toning. The image reorganization processor is an integration of a 256 x 256 frame-transfer CCD imager with CCD-based circuitry for pixel data reorganization to enable difference encoding fo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Optical Engineering
سال: 1989
ISSN: 0091-3286
DOI: 10.1117/12.7977048