Asynchronous on-chip networks

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Asynchronous on-chip networks

Various kinds of asynchronous interconnect and synchronisation mechanisms are being proposed for designing low power, low emission and high-speed SOCs. They facilitate modular design and possess greater resilience to fabrication time inter-chip and run-time intra-chip process variability. They can provide a solution for low power consumption in chips and simplify global timing assumptions, e.g....

متن کامل

Spatial Parallelism in the Routers of Asynchronous On-chip Networks

16Declaration17Copyright18Acknowledgements19The Author20

متن کامل

Asynchronous FIFO Interfaces for GALS On-Chip Switched Networks

In this paper we present a novel design approach that combines the advantages of on-chip switched networks (OCSNs) and the globally asynchronous, locally synchronous (GALS) design methodology using the mechanism of asynchronous FIFO buffers. Our proposed two GALS OCSN models were synthesized with 0.25μm Chip Express structured ASIC library. Comparative simulations were performed for these two p...

متن کامل

Future networks-on-chip; will they be synchronous or asynchronous?

The purpose of the talk is to share some observations and to moderate a discussion of certain issues related to the implementation of networks-onchip (NoC). Future systems-on-chip (SoC) will contain a multitude of different IP-blocks and in order to support the communication between these blocks in a structured way, packet-switched networks-on-chip are expected to replace today’s bus-based solu...

متن کامل

Improving the Throughput of Asynchronous On-chip Networks with SDM

Asynchronous quasi-delay-insensitive (QDI) NoCs have several advantages over their clocked counterparts. Virtual channel (VC) is the most utilized flow control method in asynchronous routers but spatial division multiplexing (SDM) achieves better throughput performance for best effort traffic than VC. A novel asynchronous SDM router architecture is presented. Area and latency models are provide...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEE Proceedings - Computers and Digital Techniques

سال: 2005

ISSN: 1350-2387

DOI: 10.1049/ip-cdt:20045093