Bus Implementation Using New Low Power PFSCL Tristate Buffers
نویسندگان
چکیده
منابع مشابه
Dynamic Bus Binding for Low Power Using Multiple Binding Tables
A conventional binding method for low power in a high-level synthesis mainly focuses on finding an optimal binding for an assumed input data, and obtains only one binding table. In this paper, we show that a binding method which uses multiple binding tables gets better solution compared with the conventional methods which use a single binding table, and propose a dynamic bus binding scheme for ...
متن کاملLow power address bus encoding using loop prediction
This paper proposes a loop prediction encoding method for decreasing power consumption on instruction memory address bus. The loop prediction encoding is based on detecting and predicting loop programs. The experiment results show that our method can decrease switching activity up to 81.5% on average, with small overheads on performance and area.
متن کاملLow Power Bus Binding Exploiting Optimal Substructure
The earlier the stage where we perform low power design, the higher the dynamic power reduction we achieve. In this paper, we focus on reducing switching activity in high-level synthesis, especially, in the problem of functional module binding, bus binding or register binding. We propose an effective low power bus binding algorithm based on the table decomposition method, to reduce switching ac...
متن کاملSegmented bus design for low-power systems
This paper proposes a bus-segmentation method that efficiently reduces the switched capacitance on the bus. The power consumed by the bus can, therefore, be substantially reduced. The basic idea of bus segmentation is to partition the bus into several bus segments separated by pass transistors. Highly communicating devices are located to adjacent bus segments, thus, most data communication can ...
متن کاملLOW-POWER SYSTEMS-ON-CHIP Bus encoding architecture for low-power implementation of an AMBA-based SoC platform
Advanced microcontroller bus architecture (AMBA) is rapidly becoming the de facto standard for new system-on-chip (SoC) designs. The bus protocol is complex, making any peripherals that can interface to it valuable intellectual property (IP). This paper presents a lowpower bus encoding architecture which is able to deal with the complex advanced highperformance bus (AHB) protocol within AMBA, w...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Active and Passive Electronic Components
سال: 2016
ISSN: 0882-7516,1563-5031
DOI: 10.1155/2016/4517292