Design of 8 Bit Interpolating Flash ADC Based on CMOS Technology
نویسندگان
چکیده
منابع مشابه
A SoC based low power 8-bit flash ADC in 45 nm CMOS technology
In modern VLSI design the transistor sizing and scaling has an considerable impact. There are very essential two constrains, which needs serious attention to the VLSI chip designer are high speed and low power consumption. Therefore in this paper an 8-bit 3 Gs/sec flash analog-to-digital converter (ADC) in 45nm CMOS technology is presented for low power and high speed system-on-chip (SoC) appli...
متن کاملAn 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
This paper describes a flash ADC using interpolation (IP) and cyclic background self-calibrating techniques. The proposed IP technique that is cascade of capacitor IP and gate IP with dynamic double-tail latched comparator reduces non-linearity, power consumption, and occupied area. The cyclic background self-calibrating technique periodically suppresses offset mismatch voltages caused by stati...
متن کاملDesign of CMOS Comparators for FLASH ADC
The analog to digital converters is the key components in modern electronic systems. As the digital signal processing industry grows the ADC design becomes more and more challenging for researchers. In these days an ADC becomes a part of the system on chip instead of standalone circuit for data converters. This increases the requirements on ADC design concerning for example speed, power, area, ...
متن کاملA 3-Bit Pseudo Flash ADC Based Low-Power CMOS Interface Circuit Design for Optical Sensor
The paper presents a CMOS interface circuit design for optical pH measurement that can produce an 8-bit digital output representing the color information (i.e., wavelength, l). In this work we are focusing at reducing the component count by design and hence reducing the cost and silicon area. While it could be further optimized for lower power consumption, the proposed design has been implement...
متن کاملA 6-bit, 1-GHz Flash ADC in 0.35μm CMOS
+ Katholieke Universiteit Leuven, Kasteelpark Arenberg 10, B-3001 Heverlee, [email protected] . Abstract The design plan and measurement results of a very high-speed 6 bit CMOS Flash ADC converter are presented. The very high acquisition speed is obtained by improved comparator design. At these high frequencies power-efficient error correction logic is necessary. Measurements show th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: DEStech Transactions on Materials Science and Engineering
سال: 2017
ISSN: 2572-889X
DOI: 10.12783/dtmse/icmsme2016/7515