DESIGN OF LOW POWER AND HIGH PERFORMANCE PULSE TRIGGERED FLIP FLOP USING CONDITIONAL PULSE ENHANCEMENT METHOD
نویسندگان
چکیده
منابع مشابه
Design of Pulse Triggered Flip Flop Using Pulse Enhancement Scheme
For the past several years, much progress has been made in Low power VLSI Design .In This paper ,a novel low-power pulse Triggered flipflop design is presented. First, the pulse generation control logic an AND function, is removed from critical path to facilitate a faster discharge operation. A simple two-transistor AND gate design is used to reduce the circuit complexity. Second, a conditional...
متن کاملDesign and Analysis of Low Power Pulse Triggered Flip-Flop
Practically, clocking system like flip-flop (FF) consumes large portion of total chip power. In this paper, a novel low-power pulse-triggered flip-flop (FF) design is presented. Pulsetriggered FF (P-FF) has been considered as a popular alternative to the conventional master –slave based FF in the applications of high speed. First, a simple two-transistor AND gate design is used to reduce the ci...
متن کاملPulse Triggered Flip-Flop Design with Signal Feed through Scheme using Conditional Pulse Enhancement Technique
A low power pulse triggered flip-flop with signal feed through scheme using Conditional Pulse Enhancement technique is presented in this paper. The proposed design adopts a modified True Single Phase Clock Latch structure and employs a signal feed through scheme to enhance the delay. The long discharging path problem in conventional explicit type pulse triggered flip flops are successfully solv...
متن کاملDesign of Low Power Explicit Pulse Triggered Flip Flop
D flip flop is one of the fundamental building blocks in most digital designs. Many high speed digital circuits such as memory require high speed and low power consumption. In existing method, the charge keeper is used to provide strong 0 and strong 1 since it uses pass transistor for signal feed through technique. A new D Flip Flop is proposed with signal feed through technique using transmiss...
متن کاملLow Power Double Edge Pulse Triggered Flip Flop Design
In this paper a novel low power double edge pulse triggered flip flop (FF) design is present. First, the pulse generation control logic by using the NAND function and is removed from the critical path to facilitate a faster discharge operation. A simple two transistor NAND gate design is used to reduce the circuit complexity. Second, a double edge conditional discharging flip flop is used to re...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Electronics and Electical Engineering
سال: 2015
ISSN: 2231-5284
DOI: 10.47893/ijeee.2015.1160