Digital Hardware Realization of a Random‐Number Generator
نویسندگان
چکیده
منابع مشابه
Digital Pulse Logic - A New Paradigm for the Hardware Realization of Combinational and Sequential Digital Logic
In this paper, we describe a pulse stream neural network approach for realising combinational and sequential logical functions, to be henceforth referred to as Digital Pulse Logic. The elemental unit or neuron is based on a modified Phase Locked Loop, using which we design digital gates and sequential blocks. Such implementations offer very wide noise margins and are thus more robust in compari...
متن کاملTowards a Biometric RandomNumber Generator - A General Approach For True Random Extraction FromBiometric Samples
Biometric systems are per definition used to identify individuals or verify an identity claim – one difficulty of getting reliable decisions is the inherent noise that makes it difficult to extract stable features from biometric data. This paper describes how biometric samples can be used to generate strong random numbers which form the basis of many security protocols. Independent from the bio...
متن کاملA 2.92μW Hardware Random Number Generator
This paper presents two novel hardware random number generators (RNGs) based on latch metastability. We designed the first, the DC-nulling RNG, for extremely low power operation. The second, the FIR-based RNG, uses a predictive whitening filter to remove non-random components from the generated bit sequence. In both designs, the use of floatinggate memory cells allows us to predict and compensa...
متن کاملA Cascade Realization of Multiple-Output Function for Reconfigurable Hardware
A realization of multiple-output logic functions using a RAM and a sequencer is presented. First, a multiple-output function is represented by an encoded characteristic function for non-zeros (ECFN). Then, it is represented by a cascade of look-up tables (LUTs). And finally, the cascade is simulated by a RAM and a sequencer. Multiple-output functions for benchmark functions are realized by casc...
متن کاملA Model for Hardware Realization of Kernel Loops
Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In this paper, we consider two important loop optimization techniques, namely loop unrolling and software pipelining that can impact the performance and cost of the synthesized hardware. We propose a novel model that accounts for...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of the Acoustical Society of America
سال: 1972
ISSN: 0001-4966
DOI: 10.1121/1.1981581