Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory
نویسندگان
چکیده
منابع مشابه
Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory
Static random access memory (SRAM) is the most commonly employed semiconductor in the design of on-chip processor memory. However, it is unlikely that the SRAM technology will have a cell size that will continue to scale below 45 nm, due to the leakage current that is caused by the quantum tunneling effect. Magnetic random access memory (MRAM) is a candidate technology to replace SRAM, assuming...
متن کاملFast Instruction Memory Hierarchy Power Exploration for Embedded Systems
A typical instruction memory design exploration process using simulation tools for various cache parameters is a rather time-consuming process, even for low complexity applications. In order to design a power efficient memory hierarchy of an embedded system, a huge number of system simulations are needed for all the different instruction memory hierarchies, because many cache memory parameters ...
متن کاملHolographic Random Access Memory
We examine the primary challenges for building a practical and competitive holographic random access memory (HRAM) system, specifically for size, speed, and cost. We show that a fast HRAM system can be implemented with a compact architecture by incorporating conjugate readout, a pixel-matched sensor array, and a linear array of laser diodes. It provides faster random access time than hard disk ...
متن کاملEnergy Efficient Novel Design of Static Random Access Memory Memory Cell in Quantum-dot Cellular Automata Approach
This paper introduces a peculiar approach of designing Static Random Access Memory (SRAM) memory cell in Quantum-dot Cellular Automata (QCA) technique. The proposed design consists of one 3-input MG, one 5-input MG in addition to a (2×1) Multiplexer block utilizing the loop-based approach. The simulation results reveals the excellence of the proposed design. The proposed SRAM cell achieves 16% ...
متن کاملEnhancing the Memory Performance of Embedded Systems with the Flexible Sequential and Random Access Memory
The on-chip memory performance of embedded systems directly affects the system designers’ decision about how to allocate expensive silicon area. We investigate a novel random access memory (RAM) architecture for embedded systems that allows both random-access and sequential-access for reads and writes. To realize sequential accesses, small “links” are added to each row in the RAM array to point...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Low Power Electronics and Applications
سال: 2014
ISSN: 2079-9268
DOI: 10.3390/jlpea4030214