Flattened Butterfly Topology for On-Chip Networks
نویسندگان
چکیده
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملTriplet-based Topology for On-chip Networks
Most CMPs use on-chip network to connect cores and tend to integrate more simple cores on a single die. As the number of cores increases, on-chip network will play an important role in the performance of future CMPs. Due to the tradeoff between the performance and area constraint in on-chip network designs, we propose the use of triplet-based topology in on-chip interconnection networks and dem...
متن کاملSphere-based topology for networks-on-chip
This paper proposes sphere-based topology for networks-on-chips. The sphere-based topology is a new structure for network-on-chips that forms in sphere shape. The proposed topology is introduced and compared with existing ones in regard of factors such as power and latency. We have compared the performances of sphere-based topology with two other common topologies namely mesh and torus. Based o...
متن کاملImproved Meta-Flattened Butterfly Multistage Interconnection Network
Parallel processing is efficient form of information processing which means to implement high performance computing systems. A communication network that links processors and memory modules determines the efficiency of these parallel systems. To provide the required connectivity and performance at reasonable cost, an interconnection network is used. Hence, multistage interconnection networks ar...
متن کاملShufle-Exchange Mesh Topology for Networks-on-Chip
Network-on-Chip (NoC) is a promising communication paradigm for multiprocessor system-on-chips. This communication paradigm has been inspired from the packet-based communication networks and aims at overcoming the performance and scalability problems of the shared buses in multi-core SoCs (System on Chips)(Benini & Mecheli, 2002). Although the concept of NoCs is inspired from the traditional in...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Computer Architecture Letters
سال: 2007
ISSN: 1556-6056
DOI: 10.1109/l-ca.2007.10