High Gain Opamp based Comparator Design for Sigma Delta Modulator

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Comparator Design for Delta Sigma Modulator

In wide band communication systems, low power and high speed ADCs forms the main building blocks. These ADCs are commonly seen in the front end of the radio frequency receivers. Comparators are used in these ADCs. A CMOS Comparator design, based on amplifier-push pull inverter circuit is elaborated in this paper, which is intended to be used as the 1-bit ADC required for the implementation of a...

متن کامل

Fast Opamp - Free Delta Sigma Modulator

ACKNOWLEDGMENT This thesis acknowledges the following people for their support and assistance: First, I would like to thank my advisor, Professor Un-Ku Moon, for allowing me to be part of his research group, and for supporting me financially. I learned alot from his wide knowledge of circuits. I also would like to thank my co-advisor, Professor Gábor C. Temes, for his assistance, and for his jo...

متن کامل

A Comparator-Based Switched-Capacitor Delta Sigma Modulator

Comparator-Based Switched-Capacitor (CBSC) is a relatively new topology that replaces opamps in sampled-data systems with a comparator and a set of current mirrors. CBSC is expected to lower power consumption, and to avoid several delicate tradeoffs of op-amp circuits. In this paper, the original single-ended CBSC block is extended to a fully differential version. The differential CBSC is then ...

متن کامل

High-Pass Sigma-Delta Modulator

This paper presents a circuit including a high-pass Σ∆ modulator implemented in CMOS process and a timeinterleaved high-pass Σ∆ analog to digital converter.

متن کامل

A Low Power Audio Delta-Sigma Modulator with Opamp-Shared and Opamp-Switched Techniques

A high power efficient opamp-shared and opamp-switched delta-sigma modulator (DSM) has been presented. It employs a fourth-order single loop 17-level DSM with an input feed forward gain stage. It is shown that power consumption can be largely reduced by using half delay integrators and switched opamp, and sharing opamp between integrator stages. The proposed DSM, designed on 0.35μm TSMC process...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Indian Journal of Science and Technology

سال: 2016

ISSN: 0974-5645,0974-6846

DOI: 10.17485/ijst/2016/v9i29/90858