Implementation of Transistor Stacking Technique in Combinational Circuits
نویسندگان
چکیده
منابع مشابه
Transistor Level Implementation of Cyclic Combinational Circuits
Combinational Circuits are defined as the circuit whose output depends on present inputs only and are memory less.Thesecircuits are generally acyclic (feed-forward) but cyclic circuits can be combinational where cycles sometimes occur in designs synthesized from high-level descriptions. Feedbackinsuch cases is carefully contrived when functional units are connected in a cyclic topology. Deliber...
متن کاملCarbon Nanotube Field Effect Transistor-Based Combinational Circuits
The aim of this paper is to design Carbon Nanotube Field Effect Transistor-based (CNTFET-based) combinational circuits with improved Power Delay Product (PDP). Ternary logic circuits have attracted substantial interest due to their capability of increasing information content per unit area. As a result, the geometry-dependent threshold voltage of CNTFETs is effectively used to design a ternary ...
متن کاملVHDL Implementation of Genetic Algorithm for Evolutionary Combinational Circuits
Electronic hardware’s demandsthat the simple in architecture, power consumption, speed in operation and should be automatically regenerating the program if the program is failure. Genetic algorithm is one of the evolutionary algorithms. Using evolutionary algorithm we can get the desired program automatically. FPGA configuration bits are perfectly matches with binary bits of evolvable hardware....
متن کاملAn Efficient Test Relaxation Technique for Combinational Logic Circuits
Reducing test data size is one of the major challenges in testing systems-on-a-chip. This can be achieved by test compaction and/or compression techniques. Having a partially specified or relaxed test set increases the effectiveness of compaction and compression techniques. In this paper, we propose a novel and efficient test relaxation technique for combinational circuits. It is based on criti...
متن کاملEvolutionary design and optimization of combinational digital circuits with respect to transistor count
In the paper an application of evolutionary algorithm to design and optimization of combinational digital circuits with respect to transistor count is presented. Multiple layer chromosomes increasing the algorithm efficiency are introduced. Four combinational circuits with truth tables chosen from literature are designed using proposed method. Obtained results are in many cases better than thos...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR journal of VLSI and Signal Processing
سال: 2014
ISSN: 2319-4197,2319-4200
DOI: 10.9790/4200-04510105