Large-Scale Digitizer System, Analog Converters
نویسندگان
چکیده
منابع مشابه
System for Testing Analog-to-Digital Converters
This paper presents a system named ADC TEST that estimates the static and dynamic parameters of an analog-to-digital converter according to the definitions given in IEEE Standard 1241. One shows the available output graphical pages with theirs information and facilities in a practical testing application.
متن کاملLarge Analog Bandwidth Recorder and Digitizer with Ordered Readout (LABRADOR) ASIC
This article describes the most recent generation of full-custom analog integrated circuit that is intended for low-power, high-speed sampling of Radio-Frequency (RF) transients in excess of the Nyquist minimum. A direct descendant of the Self-Triggered Recorder for Analog Waveforms (STRAW) architecture, and earlier variants of the LABRADOR (Large Analog Bandwidth Recorder and Digitizer with Or...
متن کاملLarge Analog Bandwidth Recorder and Digitizer with Ordered Readout version 3 (LABRADOR3) v0.99 User’s Manual
This article describes the most recent generation of full-custom analog integrated circuit that is intended for low-power, high-speed sampling of Radio-Frequency (RF) transients in excess of the Nyquist minimum. A direct descendant of the Self-Triggered Recorder for Analog Waveforms (STRAW) architecture, and earlier variants of the LABRADOR (Large Analog Bandwidth Recorder and Digitizer with Or...
متن کاملPhotonic analog-to-digital converters.
This paper reviews over 30 years of work on photonic analog-to-digital converters. The review is limited to systems in which the input is a radio-frequency (RF) signal in the electronic domain and the output is a digital version of that signal also in the electronic domain, and thus the review excludes photonic systems directed towards digitizing images or optical communication signals. The sta...
متن کاملAnalog-to-Digital Converters (ADCs)
This TEP proposes a hardware abstraction for analog-to-digital converters (ADCs) in TinyOS 2.x, which is aligned to the three-layer Hardware Abstraction Architecture (HAA) specified in [TEP2]. It describes some design principles and documents the set of hardware-independent interfaces to an ADC.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Nuclear Science
سال: 1977
ISSN: 0018-9499
DOI: 10.1109/tns.1977.4328673