Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Power Minimization with Multiple Supply Voltages and Multiple Threshold Voltages

Assigning gate supply voltage and transistor threshold voltages to a range of discrete values is a combinatorial problem. The optimization computational difficulty grows exponentially with the netlist size. Whereas, if the range of values is continuous, we show that the global optimum can be found in polynomial time. We show that posynomials can model variable supply and threshold voltages, wit...

متن کامل

Low-power Multi-threshold Cmos Circuits Optimization and Cad Tool Design

LOW-POWER MULTI-THRESHOLD CMOS CIRCUITS OPTIMIZATION AND CAD TOOL DESIGN Wenxin Wang University of Guelph, 2004 Advisors: Professor Shawki Areibi, Mohab Anis Over the last two decades, low-power design has become a concern in digital VLSI design, especially for portable and high performance systems. As technology scales into the Deep Sub-Micron (DSM) regime, standby subthreshold leakage power i...

متن کامل

Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power

This paper presents an ultra-low power circuit design methodology which combines the MultiThreshold CMOS (MTCMOS) technique with quasi delay-insensitive (QDI) asynchronous logic, in order to solve the three major problems of synchronous MTCMOS circuits: (1) Sleep signal generation, (2) storage element data loss during sleep mode, and (3) sleep transistor sizing. In contrast to most power reduct...

متن کامل

Multi-Threshold Based Low Power Dual Edge Triggered Flip-Flop

Digital circuit design is streamlined process used to improve the performance of a circuit for a particular application. Fast speed, minimum power dissipation and less area are the desirable characteristics of a digital circuit, in general. To meet a particular standard of speed, a compromise in power dissipation and speed is required. Timing elements such as Flip-flop are used as clock generat...

متن کامل

Evaluation of Interconnect-Complexity-Aware Low-Power VLSI Design Using Multiple Supply and Threshold Voltages

This paper presents a high-level synthesis approach to minimize the total power consumption in behavioral synthesis under time and area constraints. The proposed method has two stages, functional unit (FU) energy optimization and interconnect energy optimization. In the first stage, active and inactive energies of the FUs are optimized using a multiple supply and threshold voltage scheme. Genet...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

سال: 2009

ISSN: 0278-0070,1937-4151

DOI: 10.1109/tcad.2009.2013992