Multivoltage Aware Resistive Open Fault Model
نویسندگان
چکیده
منابع مشابه
A Circuit Level Fault Model for Resistive Opens and Bridges
Delay faults are an increasingly important test challenge. Traditional open and bridge fault models are incomplete because only the functional fault or a subset of delay fault are modeled. In this paper, we propose a circuit level model for resistive open and bridge faults. All possible fault behaviors are illustrated and a general resistive bridge delay calculation method is proposed. The new ...
متن کاملModel-Based Programming of Fault-Aware Systems
systems are being created that must operate robustly for years in the face of novel failures by managing complex autonomic processes. These systems are being composed, for example, into vast networks of space, air, ground, and underwater vehicles. Our objective is to revolutionize the way in which we control these new artifacts by creating reactive model-based programming languages that enable ...
متن کاملAccurate Fault Modeling and Fault Simulation of Resistive Bridges
This paper presents accurate fault models, an accurate fault simulation technique, and a new fault coverage metric for resistive bridging faults in gate level combinational circuits at nominal and reduced power supply voltages. We demonstrate that some faults have unusual behavior, which has been observed in practice. On the ISCAS85 benchmark circuits we show that a zero-ohm bridge fault model ...
متن کاملFault Diagnosis and Fault-Tolerant SVPWM Technique of Six-phase Converter under Open-Switch Fault
In this paper, a new open-switch fault diagnosis method is proposed for the six-phase AC-DC converter based on the difference between the phase current and the corresponding reference using an adaptive threshold. The open-switch faults are detected without any additional equipment and complicated calculations, since the proposed fault detection method is integrated with the controller required ...
متن کاملTesting for resistive open defects in FPGAs
This paper presents a new technique for detecting resistive open defects in FPGAs. This technique is based on the reconfigurability feature of FPGAs. Using this technique, the delay of a defective path is increased several times more than the delay of the fault-free path, resulting in a higher resolution in detectability of resistive open defects in FPGAs, even at lower tester speed. Various de...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2014
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2013.2243926