Novel Threshold-Based Standard-Cell Flash ADC

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Algebraic Modeling of New Enhanced Linearity Threshold Comparator based Flash ADC

This paper describes flash ADC design using linearity improved threshold quantized comparator. Here, the need for a reference voltage generation network has been eliminated in a 4 bit flash ADC; with completely digital cell based comparators. Output generated from comparator called thermometer code is related mathematically with binary conversion. This conversion property is used for mathematic...

متن کامل

Low Power Flash ADC

In this paper, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1GHz, is implemented in a 1.2 V analog supply voltage. HSpice simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes less power i n a commercial 90n...

متن کامل

Analysis of Flash ADC Data With VERITAS

VERITAS employs a 12m segmented mirror and pixellated photomultiplier tube camera to detect the brief pulse of Cherenkov radiation produced by the extensive air shower initiated by a cosmic high-energy gamma ray. The VERITAS data acquisition system consists of a 500 Mega-Sample-PerSecond custom-built flash ADC system, which samples the Cherenkov light pulse every 2 nanoseconds. The integrated c...

متن کامل

Design of CMOS Comparators for FLASH ADC

The analog to digital converters is the key components in modern electronic systems. As the digital signal processing industry grows the ADC design becomes more and more challenging for researchers. In these days an ADC becomes a part of the system on chip instead of standalone circuit for data converters. This increases the requirements on ADC design concerning for example speed, power, area, ...

متن کامل

Preventing Glitches Circuit in Flash ADC

The purpose of this paper is to design a prevented glitch circuit (PGC) to avoid the destroyed that is caused to glitch in the paralleling comparator Flash ADC. The advantages of this prevented glitch circuit are high-speed, lower power consumption, and size effective, furthermore, it also reduce the faults. We used the TSPC’s D flip-flop to achieve this prevented glitch circuit where reduces a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Circuits and Systems

سال: 2012

ISSN: 2153-1285,2153-1293

DOI: 10.4236/cs.2012.31005