Per-Core Power Modeling for Heterogenous SoCs

نویسندگان

چکیده

State-of-the-art mobile platforms, such as smartphones and tablets, are powered by heterogeneous system-on-chips (SoCs). These SoCs composed of many processing elements, including multiple CPU core clusters (e.g., big.LITTLE cores), graphics units (GPUs), memory controllers other on-chip resources. On the one hand, platforms need to provide a swift response time for interactive apps high throughput graphics-oriented workloads; on power consumption must be under tight control prevent skin temperatures energy consumption. Therefore, commercial systems feature range mechanisms dynamic temperature control. However, these techniques rely simple indicators, utilization total System architects typically limited consumption, since resources share same rail. More importantly, most rails not exposed input/output pins. To address this challenge, paper presents thorough methodology model major in SoCs. The proposed models utilize wide performance counters capture workload dynamics accurately. Experimental validation Nexus 6P phone, an octa-core Snapdragon 810 SoC, showed that can estimate within 10% error margin.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Advanced Methods for Testing Multi-Core SoCs

Dedication Óôç ãõíáßêá ìïõ, Ìáñßá êáé óôá ðáéäéÜ ìïõ, ÃéÜííç êáé ÓùôÞñç. Óôçí ìíÞìç ôçò áäåñöÞò ìïõ Ïëßíáò. Acknowledgements First of all, I would like to sincerely thank my supervisor, Prof. X. Kavousianos, for his guidance and support throughout this study. Special thanks to Prof. K. Chakrabarty for providing useful feedback on my research and assisting me many times during my study. I want t...

متن کامل

Power-Oriented Test Scheduling for SOCs

The purpose of this paper is to integrate the management of power consumption to augment the parallelism of the testing activities and to reduce the testing time of SOCs. This is achieved in three parts. First, a specific scan cell is employed to reduce the switching activities during test scan stages. Secondly, a test vector reordering approach is used to reduce the test power. Finally, a test...

متن کامل

Programmable Logic Core Based Post-Silicon Debug for SoCs

Producing a functionally correct integrated circuit is becoming increasingly difficult. No matter how careful a designer is, there will always be integrated circuits that are fabricated, but do not operate as expected. Providing a means to effectively debug these integrated circuits is vital to help pin-point problems and reduce the number of re-spins required to create a correctly-functioning ...

متن کامل

Modeling Search Behavior in Heterogenous Environments

A large part of today’s information retrieval studies focuses on modeling user search behavior to improve search algorithms, evaluate their quality and simulate users. Most of previous research on user modeling considers homogeneous search environments, where search devices, users, their search tasks and corresponding search results are assumed to be uniform. However, real-world search environm...

متن کامل

Harmonic Modeling of Inrush Current in Core Type Power Transformers Using Hartley Transform

This paper presents a new method for evaluation and simulation of inrush current in various transformers using operational matrices and Hartley transform. Unlike most of the previous works, time and frequency domain calculations are conducted simultaneously. Mathematical equations are first represented to compute the inrush current based on reiteration and then Hartley transform is used to stud...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Electronics

سال: 2021

ISSN: ['2079-9292']

DOI: https://doi.org/10.3390/electronics10192428