Performance Analysis of CNFET based Interconnect Drivers for Sub-threshold Circuits

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance Analysis of CNFET based Interconnect Drivers for Sub-threshold Circuits

Subthreshold VLSI circuits design received ample interest due to rapid growth of portable devices. The portable domain places in flexible limitation on the power dissipation. Though, device operating in subthreshold region shows huge potential towards satisfying the ultra low power requirement, it holds lots of difficult design issues. As integration density of interconnects increases at every ...

متن کامل

Performance Optimization of CNFET-based Domino Logic circuits

-For many years VLSI Chip designers have been using Metal Oxide Semiconductor Field Effect Transistors (MOSFETs). As the channel length of device is reducing, effects like parametric variations and increase in leakage current have caused V-I characteristics to deviate from those of traditional MOSFETs. Hence the development of devices at deep submicron retards to some extent. Carbon Nanotube Fi...

متن کامل

Variations of SNMs in Sub-threshold Circuits

Sub-threshold operation offers a compelling solution for ultra-low energy applications such as micro-sensors and embedded medical applications, where low energy needs are the primary concern instead of speed. By lowering the supply voltage below the transistors’ threshold voltage, we see a dramatic drop in energy consumption when compared to normal operations, but circuit instability and delay ...

متن کامل

High Performance CNFET-based Ternary Full Adders

This paper investigates the use of carbon nanotube field effect transistors (CNFETs) for the design of ternary full adder cells. The proposed circuits have been designed based on the unique properties of CNFETs such as having desired threshold voltages by adjusting diameter of the CNFETs gate nanotubes. The proposed circuits are examined using HSPICE simulator with the standard 32 nm CNFET tech...

متن کامل

High Performance Level Restoration Circuits for Lowpower Reduceiswing Interconnect Schemes

Two high performance level restoration circuits are proposed, which outperform the existing level restoration circuits with cross-coupled PMOS, in terms of power dissipation and delay. The first configuration employs a back-bias scheme in order to eliminate the stand-by leakage caused by the low-swing input. The second one adopts a bootstrapping technique, in order to restore the low swing sign...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Computer Applications

سال: 2012

ISSN: 0975-8887

DOI: 10.5120/9680-4109