Performance Benefits of Monolithically Stacked 3-D FPGA
نویسندگان
چکیده
منابع مشابه
Encapsulation Technology for 3 D Stacked Packages
The continuing demand for yet smaller and lighter electronic devices requires micro packaging where shrinkage in the geometry of the substrates as well as decrease of the area of the die is needed. Higher device and circuitry integration of the silicon die, finer pitch of fully populated arrays interconnections are examples of how the industry is meeting these miniaturizations demand. Today tec...
متن کاملFpga Based 3 D Motion Sensor
The main objective of this paper is to explain the functioning of a device, designed to sense the real time motion changes of an object. This motion sensing device Digital Accelerometer can be used to sense any change in the position of an object with respect to its original position, all along the three axes. This Digital accelerometer is to be put into its function controlled by a Field Progr...
متن کاملPerformance Benefits of Spatially Distributed Versus Stacked Information on Integration Tasks
Understanding the best way to present information has been an issue of interest to many researchers. Regardless of the content of the information, purely physical elements such as spatial organization may also influence performance. Across two studies with 111 undergraduates (78 in Study 1 and 33 in Study 2), we compared spatially distributed (i.e. when information sources are presented side‐by...
متن کاملISSCC 2012 / SESSION 10 / HIGH - PERFORMANCE DIGITAL / 10 . 6 10 . 6 3 D - MAPS : 3 D Massively Parallel Processor with Stacked Memory
Several recent works have demonstrated the benefits of through-silicon-via (TSV) based 3D integration [1-4], but none of them involves a fully functioning multicore processor and memory stacking. 3D-MAPS (3D Massively Parallel Processor with Stacked Memory) is a two-tier 3D IC, where the logic die consists of 64 general-purpose processor cores running at 277MHz, and the memory die contains 256K...
متن کاملExploring Potential Benefits of 3D FPGA Integration
A new timing-driven partitioning-based placement tool for 3D FPGA integration is presented. The circuit is first divided into layers with limited number of inter-layer vias, and then placement is performed on individual layers, while minimizing the delay of critical paths. We use our tool, which will be available on the web for the research community, as a platform for exploring potential benef...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2007
ISSN: 0278-0070
DOI: 10.1109/tcad.2006.887920