Power characteristics of inductive interconnect
نویسندگان
چکیده
منابع مشابه
Inductive interconnect width optimization for low power
The width of an interconnect line a ects the total power consumed by a circuit A tradeo exists however between the dynamic power and the short circuit power in determin ing the width of inductive interconnect The optimum line width that minimizes the total transient power dissipation is determined in this paper A closed form solution for the op timum width with an error of less than is presente...
متن کاملOptimizing Inductive Interconnect for Low Power
The width of an interconnect line affects the total power consumed by a circuit. A trade off exists between the dynamic power and the short-circuit power dissipated in inductive interconnect. The optimum line width that minimizes the total transient power dissipation is determined in this paper. A closed form solution for the optimum width with an error less than 5% is presented. For a specific...
متن کاملImpact of Width Variation of Global Inductive VLSI Interconnect Line
In this paper the impact of width variation is being addressed on transition time, power dissipation and crosstalk noise in coupled inductive lines for different switching patterns. The finding of simulation reveals that there is first decrease in transition delay and then it increases afterwards. It is also observed that power increases slowly with width increasing and also
متن کاملAn Interconnect Scaling Scheme with Constant On-Chip Inductive Effects
This paper introduces a new global-tier interconnect scaling scheme which ensures that inductance effects do not start dominating the overall interconnect performance. It is shown that for unscaled global lines, inductance effects increase as technology scales while for the scaling scheme proposed by ITRS [1], interconnects become extremely resistive and, while inductance effects diminish with ...
متن کاملRepeater Insertion in Tree Structured Inductive Interconnect: Underlying Theory
The effects of inductance on repeater insertion in RLC trees is the focus of this paper. An algorithm is introduced to insert and size repeaters within an RLC tree to optimize a variety of possible cost functions such as minimizing the maximum path delay, the skew between branches, or a combination of area, power, and delay. The algorithm has a complexity proportional to the square of the numbe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2004
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2004.834227