Reduction of Leakage Power in Combinational Circuits
نویسندگان
چکیده
منابع مشابه
Review of Leakage Power Reduction in CMOS Circuits
Recent Technological advances in Wireless Communication has shown the convergence of terminals and networks that support multimedia and real-time applications. This obviously puts an immense pressure on battery of any mobile device. The CMOS has been the leading technology in today’s world of mobile communication due to its low power consumption. Reduction of leakage power in CMOS has been the ...
متن کاملTechniques for Leakage Power Reduction in Nanoscale Circuits: A Survey
This report surveys progress in the field of designing low power especially low leakage CMOS circuits in deep submicron era. The leakage mechanism and various recently proposed run time leakage reduction techniques are presented. Two designs from Cadence and Sony respectively, which can represent current industrial application of these techniques, are also illustrated. 1 The work behind this re...
متن کاملReduction of Static Power Dissipation in Adiabatic Combinational Circuits Using Power Gating MTCMOS
This paper proposes a method to reduce static power consumption in Adiabatic logic circuits based on Complementary Pass transistor Adiabatic Logic (CPAL) operated by two phase power clocks. We are applying power gating MTCMOS technique to reduce static power consumption in CPAL circuits. We tested MTCMOS power gating technique on 4-bit ripple carry adder to observe effect of static power reduct...
متن کاملLow-power Synthesis of Combinational Cmos Circuits
An approach to logic synthesis using CMOS element library is suggested, it allows to minimize the area and the average value of power consumption of microcircuit implemented on CMOS VLSI chip. The case of synthesis of combinational CMOS networks is considered when, for the purposes of energy estimation during the synthesis process, the static method based on probabilistic properties of input si...
متن کاملLeakage Power Reduction in Cmos Circuits Using Leakage Control Transistor Technique in Nanoscale Technology
In CMOS circuits, as the technology scales down to nanoscale, the sub-threshold leakage current increases with the decrease in the threshold voltage. LECTOR, a technique to tackle the leakage problem in CMOS circuits, uses two additional leakage control transistors, which are self-controlled, in a path from supply to ground which provides the additional resistance thereby reducing the leakage c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR Journal of Electronics and Communication Engineering
سال: 2016
ISSN: 2278-8735,2278-2834
DOI: 10.9790/2834-1104022226