Retiming for Wire Pipelining in System-On-Chip
نویسندگان
چکیده
منابع مشابه
Circuit Retiming Applied to Decomposed Software Pipelining
| This paper elaborates on a new view on software pipelining, called decomposed software pipelining, and introduced The approach is to decou-ple the problem into resource constraints and dependence constraints. Resource constraints management amounts to scheduling an acyclic graph subject to processors constraints , a problem for which an eeciency bound is known, resulting in a bound for loop s...
متن کاملA Retiming Based Relaxation Heuristic for Resource-Constrained Loop Pipelining
This paper presents a fast and eecient heuristic for pipelining a loop under resource-constraints. The loop is represented as a dependence graph, G, whose nodes are operations that are bound to available resources and edges denote the data dependencies between the operations. The data dependencies restrict the degree of par-allelism that can be achieved while scheduling the graph. We propose a ...
متن کاملLatching on the Wire and Pipelining in Nanoscale Designs
In contrast to general-purpose programmable fabrics, such as PLAs, we develop nano-fabrics that, while also programmable and hierarchical, are more tuned towards an application domain. Our goal is to achieve denser designs with better fabric utilization and efficient cascading of circuits. We call these designs NASICs: Nanoscale Application-Specific Integrated Circuits. We believe NASICs are a ...
متن کاملVLSI Implementation of Parallel CRC Using Pipelining, Unfolding and Retiming
Abstract : Error detection is important whenever there is a non-zero chance of data getting corrupted. A Cyclic Redundancy Check (CRC) is the remainder, or residue, of binary division of a potentially long message, by a CRC polynomial. This technique is ubiquitously employed in communication and storage applications due to its effectiveness at detecting errors and malicious tampering. The hardw...
متن کاملLink Pipelining for an Energy-Efficient Asynchronous Network-on-Chip
Wire latency across the links of a NoC potentially limit available bandwidth, especially in deep submicron technology. Pipeline buffers may be placed on long links to increase throughput and flit buffering. In asynchronous (clockless) NoCs, this can be done to only those links that will yield benefits, and is especially useful in heterogeneous embedded SoCs with irregular layouts and traffic. W...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2004
ISSN: 0278-0070
DOI: 10.1109/tcad.2004.833615