Sleep switch dual threshold Voltage domino logic with reduced standby leakage current
نویسندگان
چکیده
منابع مشابه
Domino logic with variable threshold voltage keeper
A variable threshold voltage keeper circuit technique is proposed for simultaneous power reduction and speed enhancement of domino logic circuits. The threshold voltage of a keeper transistor is dynamically modified during circuit operation to reduce contention current without sacrificing noise immunity. The variable threshold voltage keeper circuit technique enhances circuit evaluation speed b...
متن کاملSpeed and Noise Immunity Enhanced Low Power Dynamic Circuits
Four different dynamic circuit techniques are proposed in this paper for lowering the active mode power consumption, increasing the speed, enhancing the noise immunity, and reducing the subthreshold leakage energy of domino logic circuits. A variable threshold voltage keeper circuit technique is proposed for simultaneous power reduction and speed enhancement of domino logic circuits. The thre...
متن کاملDomino Logic Circuit with Reduced Leakage and Improved Noise Margin
As the technology is continuously scaled, leakage currents become a major contributor to the total power dissipation. A reduction in power supply voltage is necessary to reduce dynamic power and avoid reliability problems in deep sub-micron (DSM) regimes. Threshold voltage reduction accompanies supply voltage scaling to maintain the performance, but it exponentially increases the subthreshold l...
متن کاملDual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint
We introduce a new dual threshold voltage technique for domino logic. Since domino logic is much more sensitive to noise, noise margins have to be taken into account when applying dual threshold voltages to domino logic. To guarantee the signal integrity in domino logic, we carefully consider the effect of transistor sizing and threshold voltage selection. For optimal design, tradeoffs need to ...
متن کاملAdaptive Gate-Level Voltage Scaling Using Dual Voltage Domino Logic
Power consumption is a growing problem in modern digital design, and due to the quadratic relationship between power consumption and supply voltage, significant low-power research has focused on reducing the supply voltage. Adaptive gate-level voltage scaling (AGVS) is a novel design technique which dynamically adjusts the supply voltage at the gate-level to maximize energy efficiency. We propo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2004
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2004.826198