The evolvability of programmable hardware
نویسندگان
چکیده
منابع مشابه
The evolvability of programmable hardware.
In biological systems, individual phenotypes are typically adopted by multiple genotypes. Examples include protein structure phenotypes, where each structure can be adopted by a myriad individual amino acid sequence genotypes. These genotypes form vast connected 'neutral networks' in genotype space. The size of such neutral networks endows biological systems not only with robustness to genetic ...
متن کاملActive Networking using Programmable Hardware
A new reconfigurable active router architecture is presented in this paper. It consists of a software part and a hardware part. The software part is a set of kernel-space and user-space modules running on a linux-PC. An FPGA PCI-based board with a Virtex-1600E FPGA forms the hardware part. The integration of reconfigurable hardware into standard PC hardware allows for on-the-fly reconfigurable ...
متن کاملPrototyping on the PC with Programmable Hardware
This paper describes how to design and use a framework of hardware and software for flexible interfacing and prototyping on the PC. The hardware comprises a card with programmable hardware provided by FPGAs, with an interface including DMA block transfer and interrupts. A library of hardware macros is described. Software routines are provided to enable the FPGAs to be programmed and to allow co...
متن کاملOn-the- y Programmable Hardware for Networks
Ilija Hadzic and Jonathan M. Smith Distributed Systems Laboratory, University of Pennsylvania [email protected], [email protected] Abstract Ongoing research in adaptive protocols and active networks has presumed that exibility is o ered exclusively through software systems, and the performance implications have generated considerable skepticism. The Programmable Protocol Processing Pipeline ...
متن کاملOn-the-Fly Programmable Hardware for Networks
Ongoing research in adaptive protocols and active networks has presumed that flexibility is offered exclusively through software systems, and the performance implications have generated considerable skepticism. The programmable Protocol Processing Pipeline (P4) exploits the dynamic reconfigurability of RAM based Field Programmable Gate Arrays (FPGAs) to provide both hardware performance and dyn...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of The Royal Society Interface
سال: 2010
ISSN: 1742-5689,1742-5662
DOI: 10.1098/rsif.2010.0212