Is the Complicated ECC Array Necessary for Data Caches?
نویسندگان
چکیده
Abstract We propose a power-aware ECC (Error Correction Code) register without hurting the reliability of data caches. The ECC register replaces the complicated ECC array used in traditional data caches. While the traditional ECC in the ECC array is dedicated to one cache line, the proposed ECC register is shared by all the cache lines, which significantly reduces leakage power consumed in the ECC array. The simulation results show that the proposed ECC register consistently saves 8.5% of total power consumption in the 32KB data cache. On occurrence of a soft error, all the cache lines and the ECC register should be read to correct the soft error. However, the performance overhead from reading all the cache lines is negligible, since the Soft Error Rate (SER) is 1.00E-10 in the 70nm technology.
منابع مشابه
Soft-Error Tolerant Cache Architectures
The problem of soft errors caused by radiation events are expected to get worse with technology scaling. This thesis focuses on mitigation of soft errors to improve the reliability of memory caches. We survey existing mitigation techniques and discuss their issues. We then propose 1) a technique that can mitigate soft errors in caches with lower costs than the widely-used Error Correcting Code ...
متن کاملPairing Software-Managed Caching with Decay Techniques to Balance Reliability and Static Power in Next-Generation Caches
Since array structures represent well over half the area and transistors on-chip, maintaining their ability to scale is crucial for overall technology scaling. Shrinking transistor sizes are resulting in increased probabilities of single events causing singleand multi-bit upsets which require adoption of more complex and power hungry error detection and correction codes (ECC) in hardware. At th...
متن کاملICR: In-Cache Replication for Enhancing Data Cache Reliability
Processor caches already play a critical role in the performance of today’s computer systems. At the same time, the data integrity of words coming out of the caches can have serious consequences on the ability of a program to execute correctly, or even to proceed. The integrity checks need to be performed in a time-sensitive manner to not slow down the execution when there are no errors as in t...
متن کاملMitigating Multi-bit Soft Errors in L1 Caches Using Last-Store Prediction
Recent studies suggest that the rate of spatial multi-bit soft errors will increase with future technology scaling. Unfortunately, multi-bit errors cannot be effectively mitigated with conventional techniques in L1 data caches (e.g., bit interleaving or stronger coding) due to high power and/or latency overheads. We propose the laststore predictor, a lightweight prediction mechanism that accura...
متن کاملA Smart Cache Designed for Embedded Applications
In this paper, we extend our previous investigation of split array and scalar data caches to embedded systems. More specifically we explore reconfigurable data caches where L-1 data caches are optimally partitioned into scalar caches augmented with victim caches and array caches. We do not change cache block size or set-associativities, making it easier to reconfigure cache banks. We also evalu...
متن کامل